system clock

The content contains the frame structure of the distributing data, storage and transmission, data dispatching, data tunnel assignment and parse of the system clock.

研究主要内容包括分布数据的帧结构，信息存储与转发，收发机制，消息通道的分配以及同步时钟的解析。

The other hand, the central node receives the synchronized system clock and trigger signal from the timing signal fiber optic network, which provided by the core module.

另一方面从时序信号光纤网接收核心模块提供的精确同步系统时钟和触发信号，从而同步所控制的子系统。

Clock study of high speed interleaving/ multiplexing data-acquisition system

高速交替/并行数据采集系统时钟研究

To ensure the high speed of the system, in the base of analysis and study algorithms principle, combining the characteristics of DES/ 3DES encryption algorithm, using a fully pipelined design to improve the system clock frequency and throughput.

为了保证系统能够实现高速，本文在分析和研究算法原理的基础上，结合DES/3DES加密算法的特征，采用了全流水线结构设计，提高了系统的时钟频率和吞吐量。

This method effectively prevents protraction of shorten of system clock.

该方法能有效防止系统的时钟周期因意外的原因伸长或缩短.

Calendar events show up in the system clock , so you never miss an important meeting.

计划日程集成于系统日历之中, 确保您不错过重要事件.

The clock signal determining the cycle time of the system primarily clocks this register.

根本上,决定计算机系统作业周期的时钟信号在为这个寄存器计时.

This dynamic scaling of the clock speed gives some control in throttling the system to consume less power when not operating at full capacity.

时钟速度的这种缩放可以控制系统在未全力运行时消耗较少电能。

One video signal and eight data signals were transmitted complexly without increasing transmission bandwidth and raising system clock.

在没有增加传输带宽、也没有提高系统的工作时钟的情况下，完成传输1路视频信号的同时传输8路数据信号的复合传输。

Both instructional and functional simulation for the whole VSP show that this motion estimation coprocessor works correctly with other functional components of VSP under the system clock rate up to 80 MHz.

目前，已经通过VSP芯片整体的指令级与功能级仿真与验证。结果表明，当系统时钟为80MHz时，运动估计协处理器与VSP的其它功能部件及指令部件可以有机协调地工作。

Time consistency solves the problem of distributed simulation system clock synchronization.

时间一致性需要解决分布式仿真系统中各仿真节点的时钟同步问题。

System clock on both the CECs should be set to same date/ time.

两个CEC上的系统时钟应该是相同的日期/时间。

Data collection module can realize real time receiving and preserving of wave data, wave shape playback, pick up phase parameter by person and computer combination, calibration of system clock, monitor of system operation and alarm function.

数据采集模块可以实现波形数据的实时接收、保存、波形回放、人机结合提取震相参数、系统时钟的校准、对系统运行进行监视以及报警功能；

Shows the system clock? Yun Ju low was defeated?

显示系统时钟? 允鞠低呈敝?

Post simulation waveform has 15.02 ns delay time than system clock edge as add device andwire delay.

在加入了器件延迟与布线延迟后,后仿输出波形对于系统时钟有15.02ns的延迟.

Answer: Check the system clock on the user's computer.

答：检查用户电脑上的系统时钟。

In the phase locked loop section, only need to set the bias resister a value according to the required system clock. This chip is very effective in the high speed digital image real time processing system.

该系统的锁相环路部分只需设置一个电阻便可得到相应频率的相位锁定的系统主频，这种芯片特别适合于数字图像高速实时处理中的视频锁相。

Through the programmable logic device ( PLD), the first-in first-out ( FIFO)'s four precise clock and write enabling signals can be achieved, thus the accuracy of the whole system and flexibility of the time delay are increased.

通过PLD能够得到FIFO4路精确的时钟和读写使能信号，从而提高了整个系统的工作时钟精确度和延时的灵活性。

The design makes the most of hardware resource Spartan-II chip, and adopts pipeline and parallel mode in order to improve the system clock and decode speed.

为充分利用Spartan-II芯片的硬件资源，编译码器采用了流水线方式与并行方式，并提高了系统时钟频率。

Optical fiber analog communication system for transmitting high steady atomic clock signals

传输高稳定原子钟信号的光纤模拟通信系统

Study High Precise System Clock Using Global Positioning System Receiver

应用GPS接收板研制高精度系统时钟

For the energy clock ticks the plan of the solar system and that won't change.

对于能量的时钟滴答(接近)太阳系统的计划而言,那将不会改变.

The OSC provides the system clock signal, it can works under three modes: fixed frequency mode, external clock synchronous mode and idle mode.

振荡器模块提供系统时钟信号，并能实现三种工作模式：固定频率模式、外部时钟同步模式和突发模式。

Audio and video input/ output circuit, Internet interface, power distributing system, system clock circuit, system boot configure circuit and reset circuit have been designed.

设计了音视频输入/输出电路、网络接口电路、电源分配系统、系统时钟网络、系统启动配置电路和复位电路等。

As the name implies, this governor's goal is to get the maximum performance out of a system by setting the processor clock speed to the maximum level and leaving it there.

顾名思义，此调控器的目标的通过将处理器时钟速度设置为最大级别而实现最大的系统性能。